Abstract and keywords
Abstract (English):
The paper describes a software-defined radar target simulator with DRFM. One may use such a device to test radars under development and evaluate their reliability in environments with radio frequency interference. The paper describes in detail a general algorithm of the target simulation and its modules for the simulation of range and speed. The authors also implemented the frequency shift module for the simulator in Xilinx System Generator and wrote this module in VHDL. One may find in the paper a comparison of the FPGA resources required for such implementations.

Keywords:
DRFM, FPGA, DRFM target simulator, radar target simulator, supersampling, frame-based signal processing, SDR, HLS
References

1. Podstrigaev A.S. Signal spectrum studying at double frequency conversion / A. S. Podstrigaev, A. V. Smolyakov // Trudy MAI. - 2020. - № 114. - 25 P. - DOI:https://doi.org/10.34759/trd-2020-114-11

2. Kupryashkin I. F. Spaceborne radar imagery of the Earth’s surface under jamming conditions / I. F. Kupryashkin, V. P. Likhachev. - Voronezh: Nauchnaya kniga, 2014. - 460 p.

3. Li H. DRFM system based on the principle of radar deception/ H. Li, F. Zhao, F. Chen, J. Wang // International Journal of Simulation Systems, Science & Technology. - 2016. - № 17(37). - P.17.1-17.5. - DOIhttps://doi.org/10.5013/IJSSST.a.17.37.17

4. Aseeri M. A. S. Design of DRFM system based on FPGA with high resources / M. A. S. Aseeri, A. A. Alasows, M. R. Ahmad // 2016 11th International Design & Test Symposium (IDT). - Hammamet, 2016. - P. 177-180. - doi:https://doi.org/10.1109/IDT.2016.7843036

5. Olivier K. Modern wideband DRFM architecture and real-time DSP capabilities for radar test and evaluation / K. Olivier, M. Gouws // 2013 Saudi International Electronics, Communications and Photonics Conference. - Fira, 2013. - PP. 1-4. - doi:https://doi.org/10.1109/SIECPC.2013.6551019

6. Strydom J. J. Hardware in the loop radar environment simulation on wideband DRFM platforms / J. J. Strydom, J. E. Cilliers, M. Gouws [et al.] // IET International Conference on Radar Systems (Radar 2012). - Glasgow, UK, 2012. - PP. 1-5. - doi:https://doi.org/10.1049/cp.2012.1687

7. Li. C. -z. Improved Interrupted Sampling Repeater Jamming based on DRFM / C. -z. Li, W. -m. Su, H. Gu [et al.] // 2014 IEEE International Conference on Signal Processing, Communications and Computing (ICSPCC). - Guilin, 2014. - PP. 254-257. - doi:https://doi.org/10.1109/ICSPCC.2014.6986193

8. Xie M. Design and realization of DRFM system based on FPGA and DSP / M. Xie, J. Huang, Y. Jiang, X. Fu // IET International Radar Conference 2015. - Hangzhou, 2015. - PP. 1-6. - doi:https://doi.org/10.1049/cp.2015.1418

9. Peng Z. Realization of DRFM radar target simulator based on general instruments / Z. Peng // IET International Radar Conference 2015. - Hangzhou, 2015. - PP. 1-8, doi:https://doi.org/10.1049/cp.2015.1470

10. Arjoune Y. Spectrum sensing: Enhanced energy detection technique based on noise measurement / Y. Arjoune, Z. E. Mrabet, H. E. Ghazi,. A. Tamtaoui // 2018 IEEE 8th Annual Computing and Communication Workshop and Conference (CCWC). - Las Vegas, NV, 2018. - PP. 828-834. - doi:https://doi.org/10.1109/CCWC.2018.830 1619.

11. Atapattu S. Energy Detection for Spectrum Sensing in Cognitive Radio / S. Atapattu, C. Tellambura, H. Jiang. - New York, NY: Springer New York, 2014. - 83 p.

12. Lyons R. G. Understanding digital signal processing. / R. G. Lyons. - Upper Saddle River, N.J: Prentice Hall, 2011. - 954 pp.

13. Hou B. Design and FPGA Implementation of High-speed Parallel FIR Filters / B. Hou, Y. Yao, M. Qin // 3rd International Conference on Mechatronics, Robotics and Automation. - Shanghai, 2015. - PP. 975-979. - doi:https://doi.org/10.2991/icmra-15.2015.189

14. Vivado Design Suite User Guide: Partial Reconfiguration. - Text : electronic // Xilinx Support. - 2018. - URL: https://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_1/ug909-vivado-partial-reconfiguration.pdf (accessed: 15.10.2021).

Login or Create
* Forgot password?